Applicant: Werner Ertle et al. Serial No.: 10/522,502 Filed: November 11, 2005

Docket No.: 1431.124.101/FIN404PCT/US

Title: SEMICONDUCTOR WAFER WITH ELECTRICALLY CONNECTED CONTACT AND TEST AREAS

IN THE CLAIMS

Please cancel claims 1-17, 20, 21 and 40.
Please amend claims 18, 19, 22, 23, 26, 28, 29, 38, 39 and 41 as follows:

1-17. (Canceled)

18. (Currently Amended) A semiconductor chip comprising:a passive first region on a top side of the semiconductor chip;an active second region on the top side of the semiconductor chip;

an arrangement of contact areas and test areas <u>having respective top surfaces</u> which are <u>arranged in a common plane and exposed to the top side of the semiconductor chip through contact windows and test windows, respectively, the contact areas and test areas are in each case electrically conductively connected to one another <u>via a conduction web that has a top surface that lies in the common plane</u>, the contact areas being arranged in the passive first region, the passive first region having no components of an integrated circuit, the test areas being arranged in the active second region, the active second region having components of an integrated circuit; and</u>

an insulating layer having through contacts arranged in the region of the conduction web and extending from the conduction web to a lower plane, the through contacts being connected to interconnects that are connected to electrodes of the components of the integrated circuit: wherein the contact areas and the test areas are free from the through contacts.

19. (Currently Amended) The semiconductor chip of claim 18, comprising wherein: the at least one electrically insulating layer comprising includes silicon dioxide and/or silicon nitride arranged between the components of an integrated circuit and the test areas of the semiconductor chip.

Applicant: Werner Ertle et al. Serial No.: 10/522,502 Filed: November 11, 2005

Docket No.: 1431.124.101/FIN404PCT/US

Title: SEMICONDUCTOR WAFER WITH ELECTRICALLY CONNECTED CONTACT AND TEST AREAS

20-21. (Cancelled)

22. (Currently Amended) The semiconductor chip of elaim 21 claim 18, comprising wherein the interconnects to the electrodes of the components of the integrated circuit comprise copper or a copper alloy.

- 23. (Currently Amended) The semiconductor chip of claim 20 claim 18, comprising wherein the contact areas and the test areas at their edges and the conduction web on its top side have a multilayer insulation and passivation layer.
- 24. (Previously Presented) The semiconductor chip of claim 23, comprising wherein the multilayer insulation and passivation layer includes a silicon dioxide layer arranged directly on the edges of the contact areas and of the test areas and on the connecting conduction web.
- 25. (Previously Presented) The semiconductor chip of claim 23, comprising wherein the multilayer insulation and passivation layer comprises a silicon nitride layer and a polyimide layer.
- 26. (Currently Amended) The semiconductor chip of claim 20 claim 18, comprising wherein the conduction web is formed in T having a transverse bar and a longitudinal bar, the transverse bar of the T having a width about equal to a width of the contact areas and having through contacts to interconnects, while the longitudinal bar of the T has a width determined in response to the maximum current loading during testing by test tips.
- 27. (Previously Presented) The semiconductor chip of claim 18, comprising wherein the test areas have a width (b_P) about equal to a width of the contact areas and have a length (l_P) greater than their width (b_P) .

Applicant: Werner Ertle et al. Serial No.: 10/522,502 Filed: November 11, 2005

Docket No.: 1431.124.101/FIN404PCT/US

Title: SEMICONDUCTOR WAFER WITH ELECTRICALLY CONNECTED CONTACT AND TEST AREAS

28. (Currently Amended) An electronic device comprising:

a semiconductor chip, the semiconductor chip having an arrangement of contact areas and test areas which are <u>arranged in a common plane and are</u> in each case electrically conductively connected to one another <u>via a conduction web that lies in the common plane</u>, the contact areas being arranged in a passive, first region of the top side of the semiconductor chip, the passive first region having no components of an integrated circuit;

the test areas being arranged in an active, second region of the top side of the semiconductor chip, the active second region having components of an integrated circuit;

the test areas and contact areas being formed in the same interconnect plane; and the length (lp) of the test areas being at least approximately 1.5 times greater than the width (bp) thereof; and

an insulating layer having through contacts arranged in the region of the conduction web and extending from the conduction web to a lower plane, the through contacts being connected to interconnects that are connected to electrodes of the components of the integrated circuit; wherein the contact areas and the test areas are free from the through contacts.

29. (Currently Amended) The electronic device of claim 28, the semiconductor chip further comprising wherein:

at least one electrically the insulating layer comprising includes silicon dioxide and/or silicon nitride arranged between the components of an integrated circuit and the test areas of the semiconductor chip, wherein the contact areas and the test areas are electrically conductively connected via a conduction web, and wherein through contacts through an insulating layer are arranged in the region of the conduction web, the through contacts being connected to interconnects to the electrodes of the components of the integrated circuit.

30. (Previously Presented) The electronic device of claim 29, comprising wherein the interconnects to the electrodes of the components of the integrated circuit comprise copper or a copper alloy.

Applicant: Werner Ertle et al. Serial No.: 10/522,502 Filed: November 11, 2005

Docket No.: 1431.124.101/FIN404PCT/US

Title: SEMICONDUCTOR WAFER WITH ELECTRICALLY CONNECTED CONTACT AND TEST AREAS

31. (Previously Presented) The electronic device of claim 30, comprising wherein the contact areas and the test areas at their edges and the conduction web on its top side have a multilayer insulation and passivation layer, and wherein the multilayer insulation and passivation layer includes a silicon dioxide layer arranged directly on the edges of the contact areas and of the test areas and on the connecting conduction web.

- 32. (Previously Presented) The electronic device of claim 30, comprising wherein the multilayer insulation and passivation layer comprises a silicon nitride layer and a polyimide layer.
- 33. (Previously Presented) The semiconductor chip of claim 29, comprising wherein the conduction web is formed in T having a transverse bar and a longitudinal bar, the transverse bar of the T having a width about equal to a width of the contact areas and having through contacts to interconnects, while the longitudinal bar of the T has a width determined in response to the maximum current loading during testing by test tips.
- 34. (Withdrawn) A method for post processing of a semiconductor wafer comprising:

 providing the semiconductor wafer comprising a plurality of semiconductor chips having
 a passive first region and an active second region, the semiconductor chips having an
 arrangement of contact areas and test areas which are electrically conductively connected to one
 another, the contact areas being arranged in the passive first region of the top side of the
 semiconductor chip, the passive first region having no components of an integrated circuit, and
 the test areas being arranged in the active second region of the top side of the semiconductor
 chip, the active second region having components of an integrated circuit;

carrying out a functional test with a test device having test tips to determine defective semiconductor chips;

marking the defective semiconductor chips.

Applicant: Werner Ertle et al. Serial No.: 10/522,502 Filed: November 11, 2005

Docket No.: 1431.124.101/FIN404PCT/US

Title: SEMICONDUCTOR WAFER WITH ELECTRICALLY CONNECTED CONTACT AND TEST AREAS

35. (Withdrawn) The method of claim 34, ccomprising sealing of the test areas.

36. (Withdrawn) The method of claim 35, comprising sealing the test areas by application of a patterned photoresist layer or soldering resist layer.

37. (Withdrawn) The method as claimed in one of claims 34, comprising arranging the test tips in offset fashion from test area to test area when carrying out a functional test.

38. (Currently Amended) A semiconductor wafer comprising:

a plurality of semiconductor chips having a passive first region and an active second region, the semiconductor chips having an arrangement of contact areas and test areas which are arranged in a common plane and are electrically conductively connected to one another via a conduction web that lies in the common plane;

the contact areas being arranged in the passive first region of the top side of the semiconductor chip, the passive first region having no components of an integrated circuit; and the test areas being arranged in the active second region of the top side of the semiconductor chip, the active second region having components of an integrated circuit; and an insulating layer having through contacts arranged in the region of the conduction web and extending from the conduction web to a lower plane, the through contacts being connected to

wherein the contact areas and the test areas are free from the through contacts.

interconnects that are connected to electrodes of the components of the integrated circuit:

39. (Currently Amended) A semiconductor chip comprising:a passive first region on a side of the semiconductor chip;an active second region on the side of the semiconductor chip;

an arrangement of contact areas and test areas which are <u>arranged in a common plane and</u> are in each case electrically conductively connected to one another <u>via a conduction web that lies</u>

Applicant: Werner Ertle et al. Serial No.: 10/522,502 Filed: November 11, 2005

Docket No.: 1431.124.101/FIN404PCT/US

Title: SEMICONDUCTOR WAFER WITH ELECTRICALLY CONNECTED CONTACT AND TEST AREAS

in the common plane, the contact areas being arranged in the passive first region, the passive first region having no components of an integrated circuit, the test areas being arranged in the active second region, the active second region having components of an integrated circuit; and

an insulating layer having through contacts arranged in the region of the conduction web and extending from the conduction web to a lower plane, the through contacts being connected to interconnects that are connected to electrodes of the components of the integrated circuit:

wherein the contact areas and the test areas are free from the through contacts.

40. (Cancelled).

41. (Currently Amended) The semiconductor chip of claim 18, wherein each of the contact areas is electrically conductively connected to a respective one of the test areas by a—the conduction web extending between and in the same plane as the contact area and the respective test area.